

Reconfigurable Computing Research Laboratory

DIGITAL LOGIC DESIGN VHDL Coding for FPGAs Unit 3

✓ BEHAVIORAL DESCRIPTION

- Asynchronous processes (decoder, mux, encoder, etc): if-else, case, for-loop.
- Arithmetic expressions inside asynchronous processes.



✓ BEHAVIORAL DESCRIPTION (OR SEQUENTIAL)



- In this design style, the circuit is described via a series of statements (also called sequential statements) that are executed one after other; here **the order is very important**. This feature is advantageous when it comes to implement **sequential circuits**. The sequential statements must be within a block of VHDL code called `*process*'.
- The sequential code suits the description of sequential circuits very well. However, we can also describe combinatorial circuits with sequential statements.
- Here we will use the sequential description style to implement combinatorial circuits. In this instance, the block of VHDL code (*process'*) is called asynchronous process.

ASYNCHRONOUS PROCESSES

RECRLab

(Implementation of combinatorial circuits with sequential statements)

Below we show the syntax of a sequential description. Note that the "process" statement denotes the sequential block.



SEQUENTIAL STATEMENTS:

- IF Statement: Simple Conditional
- Example: AND gate. The sensitivity list is made of `a' and `b'. We can use any other gate: OR, NOR, NAND, XOR, XNOR.
- It is a good coding practice to include all the signals used inside the process in the sensitivity list.
- Xilinx Synthesizer: DO NOT omit any signal in the sensitivity list, otherwise the Behavioral Simulation (iSIM) will be incorrect. This is usually not a problem for other Synthesizers.

```
architecture behav of my and is
 library ieee;
 use ieee.std_logic_1164.all; begin
                                   process (a,b)
                                   begin
 entity my and is
  port ( a, b: in std_logic;
                                     if (a = '1') and (b = '1') then
                                         f <= '1';
          f: out std logic);
                                     else
 end my and;
                                         f <= '0';
                                     end if;
        a
                                   end process;
        b
                                 end behav;
Daniel Llamocca
```

- IF Statement:
- **Example:** 2-to-1 Multiplexor: Three different coding styles:

```
architecture st of my_mux21 is
begin
```

```
y \leq (not(s) and a) or (s and b);
```

end st; architecture st of my_mux21 is begin with s select y <= a when '0', b when others;

end st;

Daniel Llamocca


```
architecture st of my_mux21 is
begin
  process (a,b,s)
  begin
    if s = '0' then
      y <= a;
    else
      y <= b;
    end if;
end process;
end st;
```


IF Statement:

• **Example:** 4-to-1 Multiplexor Two different styles:


```
architecture st of my mux41 is architecture st of my mux41 is
begin
                                  begin
   with s select
                                    process (a,b,c,d,s)
      y <= a when "00",
                                    begin
                                       if s = "00" then y \le a;
           b when "01",
                                       elsif s = "01" then y \le b;
           c when "10",
                                       elsif s = "10" then y \le c;
           d when "11",
            '-' when others;
                                       else y \le d;
 end st;
                                       end if;
                                     end process;
                                  end st;
Daniel Llamocca
```

IF Statement

• Example: 4-to-2 priority encoder

The priority level is implicit by having w(3) in the first `*if*, and w(2) in the second `*if*, and so on.

```
entity my prienc is
port ( w: in std logic vector (3 downto 0);
        y: out std logic vector (1 downto 0);
        z: out std logic);
end my prienc;
architecture bhv of my prienc is
begin
 process (w)
 begin
    if w(3) = '1' then y <= "11";
    elsif w(2) = '1' then y <= "10;
    elsif w(1) = '1' then y <= "01";
    else y <= "00";
    end if;
    if w = "0000" then
      z <= '0';
    else
      z <= '1';
    end if;
  end process;
end bhv;
```

IF Statement

- **Example:** 4-to-2 priority encoder (another style)
- Process: Statements are `*executed*' (the way the synthesizer reads it) one after the other.
- The first statement assigns $y <= 00^{\circ}$. Then the value of 'y' changes ONLY if the conditions are met for the input 'w'.
- Note the order: w(1), w(2), w(3). This establishes a priority for w(3) (last statement to be executed).
- 'z' starts with '1', but if the condition is met, it is changed to '0'.

Daniel Llamocca


```
library ieee;
use ieee.std logic 1164.all;
entity my tprienc is
 port ( w: in std logic vector (3 downto 0);
        y: out std logic vector (1 downto 0);
        z: out std logic);
end my tprienc;
architecture bhv of my tprienc is
begin
  process (w)
  begin
    v <= "00";
    if w(1) = '1' then y \le "01"; end if;
    if w(2) = '1' then y \le "10"; end if;
    if w(3) = '1' then y \le "11"; end if;
    z <= '1';
    if w = "0000" then z \le '0'; end if;
  end process;
end bhv;
```


- IF Statement:
- Example: 4-bit comparator

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all; -- unsigned #s
```

architecture struct of my_comp is architecture behav of my_comp is begin begin

y <= '1' when A = B else '0'; end struct;

architecture behav of my_comp is
begin
 process (a,b)
 begin
 if (A = B) then
 y <= '1';
 else
 y <= '0';
 end if;
 end process;
end behav;</pre>

Α

в

OAKLAND UNIVERSITY...

Reconfigurable Computing Research Laboratory

COMPA-

RATOR

A = B?

У

IF Statement:

• Example of `bad design':

4-bits comparator, but the 'else' is omitted:

Warning!

If $a \neq b \rightarrow y = ?$ Since we did not specify what happens when a \neq b, the synthesizer assumes that we want to keep the last value of 'y'. In the circuit, initially 'y' begin will be '0'. But: If $a = b \rightarrow y = 1'$ forever. It is said that the output has an implicit memory since it 'remembers' the previous value of y. This results in a faulty comparator. **Daniel Llamocca**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all; -- unsigned #s
entity my comp is
port ( A,B: in std logic vector (3 downto 0);
        y: out std logic);
end my comp;
architecture behav of my comp is
  process (a,b)
                           The synthesized circuit
  begin
                           would look like this:
    if (A = B) then
        y <= '1';
    end if;
  end process;
end behav;
```

RULES FOR A GOOD COMBINATORIAL DESIGN USING PROCESSES

RECRLab

Reconfigurable Computing Research Laboratory

- Rule 1: EVERY input signal that is used within the *process* must appear in the sensitivy list.
- Rule 2: ALL the possible Input/Output combinations must be specified. Otherwise, we will find issues with implicit memory..

```
architecture behav of my comp is
                                      architecture behav of my comp is
begin
                                      begin
  process (a,b)
                                        process (a,b)
                                                            The case 'A \neq B'
                                                          is never specified
  begin
                                        begin
    if (A = B) then
                                           if (A = B)
                                                       then
        y <= '1';
                                                 <= '1'
    else
                                          end if;
        v <= '0';
                                        end process;
    end if;
                                      end behav;
  end process;
end behav;
```


• **IF Statement. Example:** Majority gate

Triple Modular Redundancy: To improve reliability, a system is replicated three times. The 3 generated outputs go into a majorityvoting system (majority gate) to produce a single output.

If at least two replicas produce identical outputs \rightarrow the majority gate selects that output. If the three replicas produce different results, the majority gate asserts an error flag (y error = '1')

Ν

SEQUENTIAL STATEMENTS: CASE statement

It is used in multi-decision cases when nested *IF*'s become complex.

All possible choices must be included (see the keyword **when** for every choice of the 'selection signal')

Last case: We must use **when others** (even if all the 0/1s, as std_logic has 9 possible values). This also avoids outputs with **implicit memory**.

• **Example:** MUX 8-to-1 \rightarrow

architecture bhv of my mux8to1 is begin process (a,b,c,d,e,f,g,h,s) begin case s is when "000" => y <= a;when "001" => $y \le b$; when "010" => $y \le c;$ when "011" => $y \le d;$ when "100" => y <= e; when "101" => $y \le f$; when "110" => $y \le q$; when others => y <= h; end case; end process; end bhv;

- CASE Statement:
- Example: MUX 7-to-1
- Note: **y** <= '-' (don't care). This allows the synthesizer to optimize the circuit.
 - If, however, we had used when others => y <= g;The synthesizer would have assigned the value 'g' for the cases "110" and "111" (a slighty less optimal circuit).

```
entity my mux7to1 is
port ( a,b,c,d,e,f,g: in std logic;
        s: in std logic vector (2 downto 0);
        y: out std logic);
end my mux7to1;
```

```
architecture bhv of my mux7to1 is
                  begin
                    process (a,b,c,d,e,f,q,s)
                    begin
                       case s is
                         when "000" => y <= a;
                         when "001" => y \le b;
                         when "010" => y \le c;
                         when "011" => y \le d;
                         when "100" => y \le e;
                         when "101" => y \le f;
when "110" => y <= g;
                         -- when others \Rightarrow y \leq q;
when "111" \Rightarrow y <= q;
                         when "110" => y \le q;
                         when others => y <= '-';
                       end case;
                     end process;
                  end bhv;
```

library ieee;

use ieee.std_logic 1164.all;

 $b_2b_1b_0$

0 0

0 0 1

0 1 0

1 0 0

1 0 1

1 1 0

1 1 1

1 1

0

0

• CASE Statement:

Example: Binary to gray decoder

 It could also be described using the 'with-select' statement (no *process*)

 $g_2 g_1 g_0$

0

0

1

1

1

0

0

0

1

1

0

0

1

1

0

0

0

0

0 1

1

1

1

| architecture bhv of m | y_gray2bin is |
|-----------------------|---------------|
| begin | |
| process (B) | |
| begin | |
| case B is | |
| when "000" => G | <= "000"; |
| when "001" => G | <= "001"; |
| when "010" => G | <= "011"; |
| when "011" => G | <= "010"; |
| when "100" => G | <= "110"; |
| when "101" => G | <= "111"; |
| when "110" => G | <= "101"; |
| when others => (| G <= "100"; |
| end case; | |
| end process; | |
| end bhv; | |

use ieee.std_logic 1164.all;

port (B: in std logic vector(2 downto 0);

G: in std_logic_vector(2 downto 0));

entity my gray2bin is

library ieee;

end my gray2bin;

entity my 7segdec is port (bcd: in std logic vector(3 downto 0); leds: out std logic vector(6 downto 0)); end my 7segdec; architecture bhv of my 7segdec is begin process (bcd) begin case bcd is -- abcdefg when "0000" => leds <= "1111110"; when "0001" => leds <= "0110000"; when "0010" => leds <= "1101101"; when "0011" => leds <= "1111001"; when "0100" => leds <= "0110011"; when "0101" => leds <= "1011011"; when "0110" => leds <= "1011111"; when "0111" => leds <= "1110000"; when "1000" => leds <= "1111111"; when "1001" => leds <= "1111011"; when others => leds <= "-----"; end case; end process; end bhv;

CASE statement

• Example: 7-segment decoder.

 We use the don't care value ('-') to optimize the circuit, since we only expect inputs from "0000" to "1111".

Note that the CASE statement avoids the output with implicit memory, since the when others clause makes sure that the remaining cases are assigned.

library ieee;

CASE Statement:

• **Example:** 2-to-4 decoder with enable.

- Note how we combine IF with CASE for this decoder with enable.
- The else cannot be omitted, otherwise the output will have implicit memory (it will be a LATCH)

Example: 2-to-4 decoder (3 styles):

```
> mydec2to4.zip:
mydec2to4.vhd,
tb_mydec2to4.vhd,
mydec2to4.ucf
```

```
library ieee;
                        Reconfigurable Computing Research Laboratory
use ieee.std_logic 1164.all;
entity my dec2to4 is
 port ( w: in std logic vector(1 downto 0);
         y: out std logic vector(3 downto 0);
         E: in std logic);
end my dec2to4;
architecture bhv of my dec2to4 is
begin
  process (w,E)
  begin
    if E = '1' then
       case w is
         when "00" => y <= "0001";</pre>
         when "01" => y <= "0010";
         when "10" => y <= "0100";
         when others => y <= "1000";
       end case;
    else y <= "0000";
    end if;
  end process;
end bhv;
```

FOR-LOOP statement

 Very useful for sequential circuit description. But, it can also be used to describe some combinatorial circuits.

```
library ieee;
use ieee.std_logic_1164.all;
entity my_signext is
port ( A: in std_logic_vector(3 downto 0);
        y: out std_logic_vector(7 downto 0));
end my_signext;
```

```
    Example: Sign-
extension (from 4
bits to 8 bits)
```

```
architecture bhv of my_signext is
begin
process(A)
begin
y(3 downto 0) <= A;
for i in 7 downto 4 loop
y(i) <= A(3);
end loop;
end process;
end bhv;
b_3b_3b_3b_3b_3b_3b_3b_2b_1b_0</pre>
```


FOR-LOOP statement

- Example: Ones/zeros detector: It detects whether the input contains only 0's or only 1's.

 Iibrary ieee;
- Input length: Parameter 'N'.
- This is a rare instance where using *process* for combinational circuits is the most efficient description.
- Variable inside a process: it helps to describe this circuit.
 Depending on the implementation, a 'variable' could be a wire.


```
use ieee.std logic 1164.all;
entity zeros ones det is
  generic (N: INTEGER:= 8);
 port (in_data: in std_logic_vector(N-1 downto 0);
        all zeros, all ones: out std logic);
end zeros ones det;
architecture bhv of zeros ones det is
begin
  process(in data)
     variable result and, result or: std logic;
  begin
     result and:= '1'; result or:= '0';
     for i in in data'range loop
        result and:= result and and in data(i);
        result or:= result or or in data(i);
     end loop;
     all zeros <= not(result or);
     all ones <= result and;
   end process;
end bhv; > zeros ones detector.zip:
\gg all_zeros
            zeros ones detector.vhd,
            tb zeros ones detector.vhd, OAK
            zeros ones detector.ucf
```

ARITHMETIC EXPRESSIONS

- We can use the operators +, -, and * inside
 Behavioral processes. We can also use the comparison statements
 (>, <, =, /=, >=, <=).
- Example: Absolute value of A-B: |A-B|. A, B: unsigned numbers
- Input length: Parameter N.
- Note that the result |A-B| is an unsigned number with N bits.
- <u>unsigned</u>: A, B
 treated as unsigned
 numbers

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
```

